In this paper we look at the quantitative picture of fringing field efSects by use of high-k dielectrics on the 70 nm node CMOS technologies.
Introduction
Increased gate leakage is one of the main limiting factors for aggressive scaling of Si02 for deep sub-micron CMOS technology [l] . Search is on for a suitable high permittivity (high-K) gate dielectric, which can replace SO2. However, it has been shown recently that the higher physical gate oxide thickness can result in degradation of the electrical performance due to increased fringing fields from gate to source/drain [2] . In this paper, we have attempted to gauge the impact of the gate stack on the device by accurate simulations of the MOSFET capacitances. We have extracted the gate to source/drain fringing capacitances using a highly accurate 3D capacitance extractor. We observe that the inner fringing capacitances between the gate and the source/drain play a key role in degrading the short channel performance in the case of MOSFETs with high-K gate dielectrics. The potential impact of high-K gate dielectrics on device short channel performance is also analyzed in this paper over a wide range of dielectric permittivities.
Simulation Setup
The capacitances are extracted using a 3-D capacitance extractor. Here the source, drain and gate are defined as cubic conductors. The gate electrode length and the source/drain electrode depths used are 70nm and 35nm respectively. A channel plate is used to measure the gate to substrate capacitance, which is kept at 15nm and lnm from the Si-Si02 interface to represent depletion and weak inversion conditions respectively. The gate dielectric constant is varied from 3.9 to 200 keeping the effective oxide thickness at 1.5nm. The extractor solves the Laplace's equation for the above electrode potentials using a random walk algorithm [3, 4] that directly evaluates the interelectrode capacitance.
Device simulations to analyze the short channel effects are done using a twodimensional (2-D) device simulator, MEDIC1 [SI. The simulated structures, which are fully scaled 70nm gate length MOSFETs following the technology roadmap, are shown in Fig. 1 . The structures have a gate length down to 70nm. The source/drain junction depths are fixed at 35nm. The device has a peak channel doping concentration of 1 .5x1Ol8 cm-3 and a threshold voltage of 0.2V. The permittivities of the gate dielectric are varied from 3.9 to 200, keeping the effective oxide thickness constant at 1.5 nm. The thickness of spacers used is 60 nm on either side with Si02 as a spacer material. To isolate the capacitance degradation essentially due to the fringing field, the effects of poly-depletion and quantum mechanical effects are not taken into account in the simulation. Structures used for device simulation.
Results and Discussion
In Fig. 2 , we show all the capacitances associated with the device, which are extracted from direct MonteCarlo simulations. The fringing capacitance In Fig. 3 , we show the variation of Cof and C, with K value. The: figure clearly indicates a decrease in Cof, an increase in C, and indicating an overall decrease in total capacitance with increasing K value.
The external fringing capacitance (Cof) decreases due to the increiasing distance (due to the higher physical oxide thickness) traveled by field lines from gate to source/drain for increasing K. This decrease in Cof results in reduced delay for circuit operation. In the following figure, 'x' is the distance of the channel plate from Woxide interface. The higher C , in high-K dielectrics is due to a larger number of field lines terminating on the edges of the source/drain depletion region. This induces an electric field from source/drain to channel reducing the barrier height as shown in Fig. 4 . We have also calculated the barrier height for two different drain biases, as shown in Fig. 5 . Since the threshold voltage (V,) of the device is controlled by the injection of electrons over this potential barrier, V, decreases with increasing K as can be seen in Fig. 6 . As seen, C,, reduces with higher K, decreasing the control of gate over the channel, which increases the 2-D effects. This results in higher drain-induced-barrierlowering (DIBL) as shown in Fig. 8 . Subthreshold slope also increases due to lower C,, increasing the off-state leakage.
In this work, we have also extracted the position of the virtual cathode (the point where the total band bending from bulk to the surface is minimum) for two dielectric constants, from 2-D device simulation. The distance of the virtual cathode point from the source is plotted in Fig. 9 with different drain biases applied.
device simulations and Monte-Carlo simulations. A quantitative estimate of the fringing field effects has been provided for the first time by extracting the various capacitance components in the MOS system from Monte-Carlo simulations. From the circuit point of view, the lower capacitances would reduce the delay, a desirable effect, while the increased inner fringing capacitances would degrade the short-channel performance thus leading to higher leakage currents and power dissipation. 
Conclusion
The impact of high-K gate dielectrics on device short channel effects and performance is studied using2-D
